Regviz

stm32 /stm32h7 /STM32H73x /DMA2D /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H725/DMA2D/ISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TEIF)TEIF 0 (TCIF)TCIF 0 (TWIF)TWIF 0 (CAEIF)CAEIF 0 (CTCIF)CTCIF 0 (CEIF)CEIF

Description

DMA2D Interrupt Status Register

Fields

TEIF

Transfer error interrupt flag This bit is set when an error occurs during a DMA transfer (data transfer or automatic CLUT loading).
TCIF

Transfer complete interrupt flag This bit is set when a DMA2D transfer operation is complete (data transfer only).
TWIF

Transfer watermark interrupt flag This bit is set when the last pixel of the watermarked line has been transferred.
CAEIF

CLUT access error interrupt flag This bit is set when the CPU accesses the CLUT while the CLUT is being automatically copied from a system memory to the internal DMA2D.
CTCIF

CLUT transfer complete interrupt flag This bit is set when the CLUT copy from a system memory area to the internal DMA2D memory is complete.
CEIF

Configuration error interrupt flag This bit is set when the START bit of DMA2D_CR, DMA2DFGPFCCR or DMA2D_BGPFCCR is set and a wrong configuration has been programmed.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32