Regviz

stm32 /stm32h7 /STM32H742 /DFSDM /CH0CFGR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CH0CFGR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f4/STM32F413/DFSDM2/CH0CFGR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SITP 0SPICKSEL 0 (SCDEN)SCDEN 0 (CKABEN)CKABEN 0 (CHEN)CHEN 0 (CHINSEL)CHINSEL 0DATMPX 0DATPACK 0CKOUTDIV0 (CKOUTSRC)CKOUTSRC 0 (DFSDMEN)DFSDMEN

Description

channel configuration y register

Fields

SITP

SITP
SPICKSEL

SPICKSEL
SCDEN

SCDEN
CKABEN

CKABEN
CHEN

CHEN
CHINSEL

CHINSEL
DATMPX

DATMPX
DATPACK

DATPACK
CKOUTDIV

CKOUTDIV
CKOUTSRC

CKOUTSRC
DFSDMEN

DFSDMEN

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32