stm32 /stm32h7 /STM32H742 /DMA1 /S7M1AR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as S7M1AR

31282724232019161512118743000000000000000000000000000000000000000000M1A

Description

stream x memory 1 address register

Fields

M1A

Memory 1 address (used in case of Double buffer mode)

Links

()