stm32 /stm32h7 /STM32H755_CM4 /BDMA /CMAR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CMAR1

31282724232019161512118743000000000000000000000000000000000000000000MA

Description

This register must not be written when the channel is enabled.

Fields

MA

Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.

Links

()