Regviz

stm32 /stm32h7 /STM32H755_CM4 /DSIHOST /DSI_VMCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_VMCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H745_CM4/DSIHOST/DSI_VMCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VMT0 (LPVSAE)LPVSAE 0 (LPVBPE)LPVBPE 0 (LPVFPE)LPVFPE 0 (LPVAE)LPVAE 0 (LPHBPE)LPHBPE 0 (LPHFPE)LPHFPE 0 (FBTAAE)FBTAAE 0 (LPCE)LPCE 0 (PGE)PGE 0 (PGM)PGM 0 (PGO)PGO

Description

DSI Host video mode configuration register

Fields

VMT

VMT
LPVSAE

LPVSAE
LPVBPE

LPVBPE
LPVFPE

LPVFPE
LPVAE

LPVAE
LPHBPE

LPHBPE
LPHFPE

LPHFPE
FBTAAE

FBTAAE
LPCE

LPCE
PGE

PGE
PGM

PGM
PGO

PGO

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32