Regviz

stm32 /stm32h7 /STM32H755_CM4 /HRTIM_Common /BMTRG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BMTRG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H742/HRTIM_Common/BMTRG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SW)SW 0 (MSTRST)MSTRST 0 (MSTREP)MSTREP 0 (MSTCMP1)MSTCMP1 0 (MSTCMP2)MSTCMP2 0 (MSTCMP3)MSTCMP3 0 (MSTCMP4)MSTCMP4 0 (TARST)TARST 0 (TAREP)TAREP 0 (TACMP1)TACMP1 0 (TACMP2)TACMP2 0 (TBRST)TBRST 0 (TBREP)TBREP 0 (TBCMP1)TBCMP1 0 (TBCMP2)TBCMP2 0 (TCRST)TCRST 0 (TCREP)TCREP 0 (TCCMP1)TCCMP1 0 (TCCMP2)TCCMP2 0 (TDRST)TDRST 0 (TDREP)TDREP 0 (TDCMP1)TDCMP1 0 (TDCMP2)TDCMP2 0 (TERST)TERST 0 (TEREP)TEREP 0 (TECMP1)TECMP1 0 (TECMP2)TECMP2 0 (OCHPEV)OCHPEV

Description

BMTRG

Fields

SW

SW
MSTRST

MSTRST
MSTREP

MSTREP
MSTCMP1

MSTCMP1
MSTCMP2

MSTCMP2
MSTCMP3

MSTCMP3
MSTCMP4

MSTCMP4
TARST

TARST
TAREP

TAREP
TACMP1

TACMP1
TACMP2

TACMP2
TBRST

TBRST
TBREP

TBREP
TBCMP1

TBCMP1
TBCMP2

TBCMP2
TCRST

TCRST
TCREP

TCREP
TCCMP1

TCCMP1
TCCMP2

TCCMP2
TDRST

TDRST
TDREP

TDREP
TDCMP1

TDCMP1
TDCMP2

TDCMP2
TERST

TERST
TEREP

TEREP
TECMP1

TECMP1
TECMP2

TECMP2
OCHPEV

OCHPEV

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32