Regviz

stm32 /stm32h7 /STM32H755_CM4 /RAMECC1 /M2CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as M2CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H723/RAMECC1/M2CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SEDCF)SEDCF 0 (DEDF)DEDF 0 (DEBWDF)DEBWDF

Description

RAMECC monitor x configuration register

Fields

SEDCF

ECC single error detected and corrected flag
DEDF

ECC double error detected flag
DEBWDF

ECC double error on byte write (BW) detected flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32