Regviz

stm32 /stm32h7 /STM32H755_CM7 /DMAMUX2 /CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H723/DMAMUX2/CSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SOF

Description

DMAMUX request line multiplexer interrupt channel status register

Fields

SOF

Synchronization overrun event flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32