Regviz

stm32 /stm32h7 /STM32H755_CM7 /DSIHOST /DSI_CMCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_CMCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H745_CM4/DSIHOST/DSI_CMCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TEARE)TEARE 0 (ARE)ARE 0 (GSW0TX)GSW0TX 0 (GSW1TX)GSW1TX 0 (GSW2TX)GSW2TX 0 (GSR0TX)GSR0TX 0 (GSR1TX)GSR1TX 0 (GSR2TX)GSR2TX 0 (GLWTX)GLWTX 0 (DSW0TX)DSW0TX 0 (DSW1TX)DSW1TX 0 (DSR0TX)DSR0TX 0 (DLWTX)DLWTX 0 (MRDPS)MRDPS

Description

DSI Host command mode configuration register

Fields

TEARE

TEARE
ARE

ARE
GSW0TX

GSW0TX
GSW1TX

GSW1TX
GSW2TX

GSW2TX
GSR0TX

GSR0TX
GSR1TX

GSR1TX
GSR2TX

GSR2TX
GLWTX

GLWTX
DSW0TX

DSW0TX
DSW1TX

DSW1TX
DSR0TX

DSR0TX
DLWTX

DLWTX
MRDPS

MRDPS

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32