Regviz

stm32 /stm32h7 /STM32H755_CM7 /DSIHOST /DSI_FIR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_FIR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H745_CM4/DSIHOST/DSI_FIR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FAE0)FAE0 0 (FAE1)FAE1 0 (FAE2)FAE2 0 (FAE3)FAE3 0 (FAE4)FAE4 0 (FAE5)FAE5 0 (FAE6)FAE6 0 (FAE7)FAE7 0 (FAE8)FAE8 0 (FAE9)FAE9 0 (FAE10)FAE10 0 (FAE11)FAE11 0 (FAE12)FAE12 0 (FAE13)FAE13 0 (FAE14)FAE14 0 (FAE15)FAE15 0 (FPE0)FPE0 0 (FPE1)FPE1 0 (FPE2)FPE2 0 (FPE3)FPE3 0 (FPE4)FPE4

Description

DSI Host force interrupt register 0

Fields

FAE0

FAE0
FAE1

FAE1
FAE2

FAE2
FAE3

FAE3
FAE4

FAE4
FAE5

FAE5
FAE6

FAE6
FAE7

FAE7
FAE8

FAE8
FAE9

FAE9
FAE10

FAE10
FAE11

FAE11
FAE12

FAE12
FAE13

FAE13
FAE14

FAE14
FAE15

FAE15
FPE0

FPE0
FPE1

FPE1
FPE2

FPE2
FPE3

FPE3
FPE4

FPE4

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32