Regviz

stm32 /stm32h7 /STM32H755_CM7 /DSIHOST /DSI_IER0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DSI_IER0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H745_CM4/DSIHOST/DSI_IER0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (AE0IE)AE0IE 0 (AE1IE)AE1IE 0 (AE2IE)AE2IE 0 (AE3IE)AE3IE 0 (AE4IE)AE4IE 0 (AE5IE)AE5IE 0 (AE6IE)AE6IE 0 (AE7IE)AE7IE 0 (AE8IE)AE8IE 0 (AE9IE)AE9IE 0 (AE10IE)AE10IE 0 (AE11IE)AE11IE 0 (AE12IE)AE12IE 0 (AE13IE)AE13IE 0 (AE14IE)AE14IE 0 (AE15IE)AE15IE 0 (PE0IE)PE0IE 0 (PE1IE)PE1IE 0 (PE2IE)PE2IE 0 (PE3IE)PE3IE 0 (PE4IE)PE4IE

Description

DSI Host interrupt enable register 0

Fields

AE0IE

AE0IE
AE1IE

AE1IE
AE2IE

AE2IE
AE3IE

AE3IE
AE4IE

AE4IE
AE5IE

AE5IE
AE6IE

AE6IE
AE7IE

AE7IE
AE8IE

AE8IE
AE9IE

AE9IE
AE10IE

AE10IE
AE11IE

AE11IE
AE12IE

AE12IE
AE13IE

AE13IE
AE14IE

AE14IE
AE15IE

AE15IE
PE0IE

PE0IE
PE1IE

PE1IE
PE2IE

PE2IE
PE3IE

PE3IE
PE4IE

PE4IE

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32