Regviz

stm32 /stm32h7 /STM32H755_CM7 /EXTI /RTSR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTSR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H723/EXTI/RTSR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TR82)TR82 0 (TR84)TR84 0 (TR85)TR85 0 (TR86)TR86

Description

EXTI rising trigger selection register

Fields

TR82

Rising trigger event configuration bit of Configurable Event input x+64
TR84

Rising trigger event configuration bit of Configurable Event input x+64
TR85

Rising trigger event configuration bit of Configurable Event input x+64
TR86

Rising trigger event configuration bit of Configurable Event input x+64

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32