Regviz

stm32 /stm32h7 /STM32H755_CM7 /GPIOA /AFRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as AFRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H723/GPIOA/AFRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0AFSEL00AFSEL10AFSEL20AFSEL30AFSEL40AFSEL50AFSEL60AFSEL7

Description

GPIO alternate function low register

Fields

AFSEL0

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:
AFSEL1

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:
AFSEL2

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:
AFSEL3

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:
AFSEL4

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:
AFSEL5

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:
AFSEL6

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:
AFSEL7

[3:0]: Alternate function selection for port x pin y (y = 0…7) These bits are written by software to configure alternate function I/Os AFSELy selection:

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32