HSEM_C1MISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HSEM_C1MISR

HSEM Masked interrupt status register

MISF	masked interrupt semaphore x status bit after enable (mask)

()