Regviz

stm32 /stm32h7 /STM32H755_CM7 /RCC /HSICFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HSICFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H745_CM4/RCC/HSICFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0HSICAL0HSITRIM

Description

RCC HSI configuration register

Fields

HSICAL

HSI clock calibration
HSITRIM

HSI clock trimming

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32