Regviz

stm32 /stm32h7 /STM32H755_CM7 /TIM1 /CCMR1_Output

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCMR1_Output

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32g0/STM32G030/TIM1/CCMR1_Output#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CC1S 0 (OC1FE)OC1FE 0 (OC1PE)OC1PE 0OC1M0 (OC1CE)OC1CE 0CC2S 0 (OC2FE)OC2FE 0 (OC2PE)OC2PE 0OC2M0 (OC2CE)OC2CE 0 (OC1M_3)OC1M_3 0 (OC2M_3)OC2M_3

Description

capture/compare mode register 1 (output mode)

Fields

CC1S

Capture/Compare 1 selection
OC1FE

Output Compare 1 fast enable
OC1PE

Output Compare 1 preload enable
OC1M

Output Compare 1 mode
OC1CE

Output Compare 1 clear enable
CC2S

Capture/Compare 2 selection
OC2FE

Output Compare 2 fast enable
OC2PE

Output Compare 2 preload enable
OC2M

Output Compare 2 mode
OC2CE

Output Compare 2 clear enable
OC1M_3

Output Compare 1 mode - bit 3
OC2M_3

Output Compare 2 mode - bit 3

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32