DMADSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMADSR

Debug status register

AXWHSTS	AHB Master Write Channel
RPS0	DMA Channel Receive Process State
TPS0	DMA Channel Transmit Process State

()