Regviz

stm32 /stm32h7 /STM32H757_CM7 /RCC /PLL3DIVR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PLL3DIVR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H723/RCC/PLL3DIVR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DIVN30DIVP30DIVQ30DIVR3

Description

RCC PLL3 Dividers Configuration Register

Fields

DIVN3

Multiplication factor for PLL1 VCO
DIVP3

PLL DIVP division factor
DIVQ3

PLL DIVQ division factor
DIVR3

PLL DIVR division factor

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32