Regviz

stm32 /stm32h7 /STM32H7A3 /RAMECC /M1SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as M1SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H723/RAMECC1/M1SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ECCSEIE)ECCSEIE 0 (ECCDEIE)ECCDEIE 0 (ECCDEBWIE)ECCDEBWIE 0 (ECCELEN)ECCELEN

Description

RAMECC monitor x status register

Fields

ECCSEIE

ECC single error interrupt enable
ECCDEIE

ECC double error interrupt enable
ECCDEBWIE

ECC double error on byte write (BW) interrupt enable
ECCELEN

ECC error latching enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32