Regviz

stm32 /stm32h7 /STM32H7B3 /JPEG /JPEG_CONFR0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as JPEG_CONFR0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H750/JPEG/JPEG_CONFR0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (START)START

Description

JPEG codec control register

Fields

START

Start This bit start or stop the encoding or decoding process. Read this register always return 0.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32