Regviz

stm32 /stm32h7rs /STM32H7R /ETH /ETH_RX_ALIGNMENT_ERROR_PACKETS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ETH_RX_ALIGNMENT_ERROR_PACKETS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H563/ETH/ETH_RX_ALIGNMENT_ERROR_PACKETS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RXALGNERR

Description

Rx alignment error packets register

Fields

RXALGNERR

Rx Alignment Error Packets This field indicates the number of packets received with alignment (dribble) error. It is valid only in 10/100 mode.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32