Regviz

stm32 /stm32h7rs /STM32H7S /ETH /ETH_MACHWF3R

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ETH_MACHWF3R

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h5/STM32H573/ETH/ETH_MACHWF3R#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)NRVF0 (CBTISEL)CBTISEL 0 (DVLAN)DVLAN

NRVF=B_0x0

Description

HW feature 3 register

Fields

NRVF

Number of Extended VLAN Tag Filters Enabled This field indicates the Number of Extended VLAN Tag Filters selected: 110 to 111: Reserved, must not be used

0 (B_0x0): No Extended Rx VLAN Filters

1 (B_0x1): 4 Extended Rx VLAN Filters

2 (B_0x2): 8 Extended Rx VLAN Filters

3 (B_0x3): 16 Extended Rx VLAN Filters

4 (B_0x4): 24 Extended Rx VLAN Filters

5 (B_0x5): 32 Extended Rx VLAN Filters
CBTISEL

Queue/Channel based VLAN tag insertion on Tx enable This bit is set to 1 when the Enable Queue/Channel based VLAN tag insertion on Tx feature is selected.
DVLAN

Double VLAN processing enable This bit is set to 1 when Double VLAN processing is enabled.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32