Regviz

stm32 /stm32h7rs /STM32H7S /PWR /PWR_UCPDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_UCPDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7rs/STM32H7R/PWR/PWR_UCPDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)UCPD_DBDIS 0 (UCPD_STBY)UCPD_STBY

UCPD_DBDIS=B_0x0

Description

PWR USB Type-C and Power Delivery register

Fields

UCPD_DBDIS

UCPD dead battery disable

0 (B_0x0): UCPD dead battery pull-down behavior enabled on UCPDx_CC1 and UCPDx_CC2 pins

1 (B_0x1): UCPD dead battery pull-down behavior disabled on UCPDx_CC1 and UCPDx_CC2 pins
UCPD_STBY

UCPD Standby mode When set, this bit is used to memorize the UCPD configuration in Standby mode. This bit must be written to 1 just before entering Standby mode when using UCPD. It must be written to 0 after exiting the Standby mode and before writing any UCPD registers.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32