Regviz

stm32 /stm32h7rs /STM32H7S /SPDIFRX /SPDIFRX_IFCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPDIFRX_IFCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7rs/STM32H7R/SPDIFRX/SPDIFRX_IFCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PERRCF)PERRCF 0 (OVRCF)OVRCF 0 (SBDCF)SBDCF 0 (SYNCDCF)SYNCDCF

Description

SPDIFRX interrupt flag clear register

Fields

PERRCF

clears the parity error flag Writing 1 in this bit clears the flag PERR in the SPDIFRX_SR register. Reading this bit always returns the value 0.
OVRCF

clears the overrun error flag Writing 1 in this bit clears the flag OVR in the SPDIFRX_SR register. Reading this bit always returns the value 0.
SBDCF

clears the synchronization block detected flag Writing 1 in this bit clears the flag SBD in the SPDIFRX_SR register. Reading this bit always returns the value 0.
SYNCDCF

clears the synchronization done flag Writing 1 in this bit clears the flag SYNCD in the SPDIFRX_SR register. Reading this bit always returns the value 0.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32