Regviz

stm32 /stm32h7rs /STM32H7S /XSPIM1 /XSPIM_CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as XSPIM_CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7rs/STM32H7R/XSPIM1/XSPIM_CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (MUXEN)MUXEN 0 (MODE)MODE 0 (CSSEL_OVR_EN)CSSEL_OVR_EN 0 (CSSEL_OVR_O1)CSSEL_OVR_O1 0 (CSSEL_OVR_O2)CSSEL_OVR_O2 0REQ2ACK_TIME

Description

XSPIM control register

Fields

MUXEN

Multiplexed mode enable This bit enables the multiplexing of the two XSPIs.
MODE

XSPI multiplexing mode
CSSEL_OVR_EN

Chip select selector override enable
CSSEL_OVR_O1

Chip select selector override setting for XSPI1
CSSEL_OVR_O2

Chip select selector override setting for XSPI2
REQ2ACK_TIME

REQ to ACK time In Multiplexed mode (MUXEN = 1), this field defines the time between two transactions.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32