Regviz

stm32 /stm32l0 /STM32L0x1 /LPTIM /IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F722/LPTIM1/IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CMPMIE)CMPMIE 0 (ARRMIE)ARRMIE 0 (EXTTRIGIE)EXTTRIGIE 0 (CMPOKIE)CMPOKIE 0 (ARROKIE)ARROKIE 0 (UPIE)UPIE 0 (DOWNIE)DOWNIE

Description

Interrupt Enable Register

Fields

CMPMIE

Compare match Interrupt Enable
ARRMIE

Autoreload match Interrupt Enable
EXTTRIGIE

External trigger valid edge Interrupt Enable
CMPOKIE

Compare register update OK Interrupt Enable
ARROKIE

Autoreload register update OK Interrupt Enable
UPIE

Direction change to UP Interrupt Enable
DOWNIE

Direction change to down Interrupt Enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32