Regviz

stm32 /stm32l0 /STM32L0x2 /TIM2 /CR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F746/TIM4/CR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CEN)CEN 0 (UDIS)UDIS 0 (URS)URS 0 (OPM)OPM 0 (DIR)DIR 0CMS0 (ARPE)ARPE 0CKD

Description

control register 1

Fields

CEN

Counter enable
UDIS

Update disable
URS

Update request source
OPM

One-pulse mode
DIR

Direction
CMS

Center-aligned mode selection
ARPE

Auto-reload preload enable
CKD

Clock division

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32