Regviz

stm32 /stm32l1 /STM32L100 /RI /CICR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CICR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l1/STM32L162/RI/CICR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PA

Description

Channel identification for capture register

Fields

PA

Port A channel identification for capture

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32