Regviz

stm32 /stm32l4+ /STM32L4R5 /DMAMUX1 /CFR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4+/STM32L4Q5/DMAMUX1/CFR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CSOF0)CSOF0 0 (CSOF1)CSOF1 0 (CSOF2)CSOF2 0 (CSOF3)CSOF3 0 (CSOF4)CSOF4 0 (CSOF5)CSOF5 0 (CSOF6)CSOF6 0 (CSOF7)CSOF7 0 (CSOF8)CSOF8 0 (CSOF9)CSOF9 0 (CSOF10)CSOF10 0 (CSOF11)CSOF11 0 (CSOF12)CSOF12 0 (CSOF13)CSOF13

Description

clear flag register

Fields

CSOF0

Clear synchronization overrun event flag
CSOF1

Clear synchronization overrun event flag
CSOF2

Clear synchronization overrun event flag
CSOF3

Clear synchronization overrun event flag
CSOF4

Clear synchronization overrun event flag
CSOF5

Clear synchronization overrun event flag
CSOF6

Clear synchronization overrun event flag
CSOF7

Clear synchronization overrun event flag
CSOF8

Clear synchronization overrun event flag
CSOF9

Clear synchronization overrun event flag
CSOF10

Clear synchronization overrun event flag
CSOF11

Clear synchronization overrun event flag
CSOF12

Clear synchronization overrun event flag
CSOF13

Clear synchronization overrun event flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32