Regviz

stm32 /stm32l4+ /STM32L4R5 /LTCD /ICR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ICR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4+/STM32L4Q5/LTCD/ICR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CLIF)CLIF 0 (CFUIF)CFUIF 0 (CTERRIF)CTERRIF 0 (CRRIF)CRRIF

Description

LTDC Interrupt Clear Register

Fields

CLIF

Clears the Line Interrupt Flag
CFUIF

Clears the FIFO Underrun Interrupt flag
CTERRIF

Clears the Transfer Error Interrupt Flag
CRRIF

Clears Register Reload Interrupt Flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32