Regviz

stm32 /stm32l4+ /STM32L4R7 /VREFBUF /CSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4/STM32L4x2/VREFBUF/CSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENVR)ENVR 0 (HIZ)HIZ 0 (VRS)VRS 0 (VRR)VRR

Description

VREF control and status register

Fields

ENVR

Voltage reference buffer enable
HIZ

High impedance mode
VRS

Voltage reference scale
VRR

Voltage reference buffer ready

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32