Regviz

stm32 /stm32l4+ /STM32L4S7 /CRS /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l5/STM32L552/CRS/ISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SYNCOKF)SYNCOKF 0 (SYNCWARNF)SYNCWARNF 0 (ERRF)ERRF 0 (ESYNCF)ESYNCF 0 (SYNCERR)SYNCERR 0 (SYNCMISS)SYNCMISS 0 (TRIMOVF)TRIMOVF 0 (FEDIR)FEDIR 0FECAP

Description

interrupt and status register

Fields

SYNCOKF

SYNC event OK flag
SYNCWARNF

SYNC warning flag
ERRF

Error flag
ESYNCF

Expected SYNC flag
SYNCERR

SYNC error
SYNCMISS

SYNC missed
TRIMOVF

Trimming overflow or underflow
FEDIR

Frequency error direction
FECAP

Frequency error capture

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32