Regviz

stm32 /stm32l4+ /STM32L4S7 /DMAMUX1 /RGSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RGSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4+/STM32L4Q5/DMAMUX1/RGSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OF0)OF0 0 (OF1)OF1 0 (OF2)OF2 0 (OF3)OF3

Description

request generator interrupt status register

Fields

OF0

Trigger overrun event flag
OF1

Trigger overrun event flag
OF2

Trigger overrun event flag
OF3

Trigger overrun event flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32