Regviz

stm32 /stm32l4+ /STM32L4S7 /GFXMMU /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4+/STM32L4R5/GFXMMU/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B0OF)B0OF 0 (B1OF)B1OF 0 (B2OF)B2OF 0 (B3OF)B3OF 0 (AMEF)AMEF

Description

Graphic MMU status register

Fields

B0OF

Buffer 0 overflow flag
B1OF

Buffer 1 overflow flag
B2OF

Buffer 2 overflow flag
B3OF

Buffer 3 overflow flag
AMEF

AHB master error flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32