Regviz

stm32 /stm32l4+ /STM32L4S7 /RCC /APB2SMENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB2SMENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4+/STM32L4P5/RCC/APB2SMENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SYSCFGSMEN)SYSCFGSMEN 0 (TIM1SMEN)TIM1SMEN 0 (SPI1SMEN)SPI1SMEN 0 (TIM8SMEN)TIM8SMEN 0 (USART1SMEN)USART1SMEN 0 (TIM15SMEN)TIM15SMEN 0 (TIM16SMEN)TIM16SMEN 0 (TIM17SMEN)TIM17SMEN 0 (SAI1SMEN)SAI1SMEN 0 (SAI2SMEN)SAI2SMEN 0 (DFSDM1SMEN)DFSDM1SMEN 0 (LTDCSMEN)LTDCSMEN 0 (DSISMEN)DSISMEN

Description

APB2SMENR

Fields

SYSCFGSMEN

SYSCFG clocks enable during Sleep and Stop modes
TIM1SMEN

TIM1 timer clocks enable during Sleep and Stop modes
SPI1SMEN

SPI1 clocks enable during Sleep and Stop modes
TIM8SMEN

TIM8 timer clocks enable during Sleep and Stop modes
USART1SMEN

USART1clocks enable during Sleep and Stop modes
TIM15SMEN

TIM15 timer clocks enable during Sleep and Stop modes
TIM16SMEN

TIM16 timer clocks enable during Sleep and Stop modes
TIM17SMEN

TIM17 timer clocks enable during Sleep and Stop modes
SAI1SMEN

SAI1 clocks enable during Sleep and Stop modes
SAI2SMEN

SAI2 clocks enable during Sleep and Stop modes
DFSDM1SMEN

DFSDM timer clocks enable during Sleep and Stop modes
LTDCSMEN

LCD-TFT timer clocks enable during Sleep and Stop modes
DSISMEN

DSI clocks enable during Sleep and Stop modes

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32