Regviz

stm32 /stm32l4+ /STM32L4S7 /TIM2 /TIM2_CNT_ALTERNATE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIM2_CNT_ALTERNATE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4+/STM32L4P5/TIM2/TIM2_CNT_ALTERNATE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CNT0 (UIFCPY)UIFCPY

Description

TIM2 counter

Fields

CNT

Least significant part of counter value
UIFCPY

UIF Copy This bit is a read-only copy of the UIF bit of the TIMx_ISR register

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32