Regviz

stm32 /stm32l4 /STM32L412 /DMA1 /CSELR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSELR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l0/STM32L063/DMA1/CSELR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0C1S0C2S0C3S0C4S0C5S0C6S0C7S

Description

channel selection register

Fields

C1S

DMA channel 1 selection
C2S

DMA channel 2 selection
C3S

DMA channel 3 selection
C4S

DMA channel 4 selection
C5S

DMA channel 5 selection
C6S

DMA channel 6 selection
C7S

DMA channel 7 selection

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32