Regviz

stm32 /stm32l4 /STM32L476 /QUADSPI /CCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f7/STM32F730/QUADSPI/CCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0INSTRUCTION0IMODE 0ADMODE 0ADSIZE 0ABMODE 0ABSIZE 0DCYC0DMODE 0FMODE 0 (SIOO)SIOO 0 (DHHC)DHHC 0 (DDRM)DDRM

Description

communication configuration register

Fields

INSTRUCTION

Instruction
IMODE

Instruction mode
ADMODE

Address mode
ADSIZE

Address size
ABMODE

Alternate bytes mode
ABSIZE

Alternate bytes size
DCYC

Number of dummy cycles
DMODE

Data mode
FMODE

Functional mode
SIOO

Send instruction only once mode
DHHC

DDR hold half cycle
DDRM

Double data rate mode

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32