Regviz

stm32 /stm32l4 /STM32L4x1 /TSC /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f0/STM32F0x1/TSC/ISR#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (EOAF)EOAF0 (MCEF)MCEF

Description

interrupt status register

Fields

EOAF

End of acquisition flag
MCEF

Max count error flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32