Regviz

stm32 /stm32l4 /STM32L4x5 /ADC1 /CFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32f3/STM32F302/ADC1/CFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DMAEN)DMAEN 0 (DMACFG)DMACFG 0RES0 (ALIGN)ALIGN 0EXTSEL0EXTEN 0 (OVRMOD)OVRMOD 0 (CONT)CONT 0 (AUTDLY)AUTDLY 0 (AUTOFF)AUTOFF 0 (DISCEN)DISCEN 0DISCNUM 0 (JDISCEN)JDISCEN 0 (JQM)JQM 0 (AWD1SGL)AWD1SGL 0 (AWD1EN)AWD1EN 0 (JAWD1EN)JAWD1EN 0 (JAUTO)JAUTO 0AWDCH1CH

Description

configuration register

Fields

DMAEN

DMAEN
DMACFG

DMACFG
RES

RES
ALIGN

ALIGN
EXTSEL

EXTSEL
EXTEN

EXTEN
OVRMOD

OVRMOD
CONT

CONT
AUTDLY

AUTDLY
AUTOFF

AUTOFF
DISCEN

DISCEN
DISCNUM

DISCNUM
JDISCEN

JDISCEN
JQM

JQM
AWD1SGL

AWD1SGL
AWD1EN

AWD1EN
JAWD1EN

JAWD1EN
JAUTO

JAUTO
AWDCH1CH

AWDCH1CH

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32