Regviz

stm32 /stm32l4 /STM32L4x5 /SYSCFG /CFGR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFGR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4/STM32L412/SYSCFG/CFGR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FWDIS)FWDIS 0 (BOOSTEN)BOOSTEN 0 (I2C_PB6_FMP)I2C_PB6_FMP 0 (I2C_PB7_FMP)I2C_PB7_FMP 0 (I2C_PB8_FMP)I2C_PB8_FMP 0 (I2C_PB9_FMP)I2C_PB9_FMP 0 (I2C1_FMP)I2C1_FMP 0 (I2C2_FMP)I2C2_FMP 0 (I2C3_FMP)I2C3_FMP 0FPU_IE

Description

configuration register 1

Fields

FWDIS

Firewall disable
BOOSTEN

I/O analog switch voltage booster enable
I2C_PB6_FMP

Fast-mode Plus (Fm+) driving capability activation on PB6
I2C_PB7_FMP

Fast-mode Plus (Fm+) driving capability activation on PB7
I2C_PB8_FMP

Fast-mode Plus (Fm+) driving capability activation on PB8
I2C_PB9_FMP

Fast-mode Plus (Fm+) driving capability activation on PB9
I2C1_FMP

I2C1 Fast-mode Plus driving capability activation
I2C2_FMP

I2C2 Fast-mode Plus driving capability activation
I2C3_FMP

I2C3 Fast-mode Plus driving capability activation
FPU_IE

Floating Point Unit interrupts enable bits

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32