Regviz

stm32 /stm32l4 /STM32L4x6 /CRS /CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l4+/STM32L4S5/CRS/CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SYNCOKIE)SYNCOKIE 0 (SYNCWARNIE)SYNCWARNIE 0 (ERRIE)ERRIE 0 (ESYNCIE)ESYNCIE 0 (CEN)CEN 0 (AUTOTRIMEN)AUTOTRIMEN 0 (SWSYNC)SWSYNC 0TRIM

Description

control register

Fields

SYNCOKIE

SYNC event OK interrupt enable
SYNCWARNIE

SYNC warning interrupt enable
ERRIE

Synchronization or trimming error interrupt enable
ESYNCIE

Expected SYNC interrupt enable
CEN

Frequency error counter enable
AUTOTRIMEN

Automatic trimming enable
SWSYNC

Generate software SYNC event
TRIM

HSI48 oscillator smooth trimming

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32