Regviz

stm32 /stm32l5 /STM32L562 /EXTI /PRIVCFGR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRIVCFGR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l5/STM32L552/EXTI/PRIVCFGR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRIV32)PRIV32 0 (PRIV33)PRIV33 0 (PRIV34)PRIV34 0 (PRIV35)PRIV35 0 (PRIV36)PRIV36 0 (PRIV37)PRIV37 0 (PRIV38)PRIV38 0 (PRIV39)PRIV39 0 (PRIV40)PRIV40 0 (PRIV41)PRIV41 0 (PRIV42)PRIV42

Description

EXTI security enable register

Fields

PRIV32

PRIV32
PRIV33

PRIV33
PRIV34

PRIV34
PRIV35

PRIV35
PRIV36

PRIV36
PRIV37

PRIV37
PRIV38

PRIV38
PRIV39

PRIV39
PRIV40

PRIV40
PRIV41

PRIV41
PRIV42

PRIV42

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32