Regviz

stm32 /stm32l5 /STM32L562 /FLASH /SECCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SECCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l5/STM32L552/FLASH/SECCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SECPG)SECPG 0 (SECPER)SECPER 0 (SECMER1)SECMER1 0SECPNB0 (SECBKER)SECBKER 0 (SECMER2)SECMER2 0 (SECSTRT)SECSTRT 0 (SECEOPIE)SECEOPIE 0 (SECERRIE)SECERRIE 0 (SECRDERRIE)SECRDERRIE 0 (SECINV)SECINV 0 (SECLOCK)SECLOCK

Description

Flash secure control register

Fields

SECPG

SECPG
SECPER

SECPER
SECMER1

SECMER1
SECPNB

SECPNB
SECBKER

SECBKER
SECMER2

SECMER2
SECSTRT

SECSTRT
SECEOPIE

SECEOPIE
SECERRIE

SECERRIE
SECRDERRIE

SECRDERRIE
SECINV

SECINV
SECLOCK

SECLOCK

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32