Regviz

stm32 /stm32l5 /STM32L562 /GTZC_TZSC /TZSC_MPCWM1_NSWMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TZSC_MPCWM1_NSWMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32l5/STM32L552/GTZC_TZSC/TZSC_MPCWM1_NSWMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0NSWM2STRT0NSWM2LGTH

Description

TZSC external memory non-secure watermark register 1

Fields

NSWM2STRT

NSWM2STRT
NSWM2LGTH

NSWM2LGTH

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32