Regviz

stm32 /stm32l5 /STM32L562 /OTFDEC1 /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32h7/STM32H7B0/OTFDEC1/ISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SEIF)SEIF 0 (XONEIF)XONEIF 0 (KEIF)KEIF

Description

OTFDEC interrupt status register

Fields

SEIF

Security Error Interrupt Flag status
XONEIF

Execute-only execute-Never Error Interrupt Flag status
KEIF

Key Error Interrupt Flag status

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32