stm32 /stm32n6 /STM32N645 /UCPD /UCPD_SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as UCPD_SR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TXIS 0 (B_0x0)TXMSGDISC 0 (B_0x0)TXMSGSENT 0 (B_0x0)TXMSGABT 0 (B_0x0)HRSTDISC 0 (B_0x0)HRSTSENT 0 (B_0x0)TXUND 0 (B_0x0)RXNE 0 (B_0x0)RXORDDET 0 (B_0x0)RXHRSTDET 0 (B_0x0)RXOVR 0 (B_0x0)RXMSGEND 0 (B_0x0)RXERR 0 (B_0x0)TYPECEVT1 0 (B_0x0)TYPECEVT2 0 (B_0x0)TYPEC_VSTATE_CC1 0 (B_0x0)TYPEC_VSTATE_CC2 0 (B_0x0)FRSEVT

TXIS=B_0x0, RXOVR=B_0x0, TXMSGDISC=B_0x0, TXUND=B_0x0, RXMSGEND=B_0x0, RXNE=B_0x0, FRSEVT=B_0x0, RXORDDET=B_0x0, HRSTSENT=B_0x0, RXERR=B_0x0, TYPEC_VSTATE_CC1=B_0x0, TXMSGSENT=B_0x0, TYPECEVT1=B_0x0, TXMSGABT=B_0x0, HRSTDISC=B_0x0, RXHRSTDET=B_0x0, TYPEC_VSTATE_CC2=B_0x0, TYPECEVT2=B_0x0

Description

UCPD status register

Fields

TXIS

Transmit interrupt status

0 (B_0x0): New Tx data write not required

1 (B_0x1): New Tx data write required

TXMSGDISC

Message transmission discarded

0 (B_0x0): No Tx message discarded

1 (B_0x1): Tx message discarded

TXMSGSENT

Message transmission completed

0 (B_0x0): No Tx message completed

1 (B_0x1): Tx message completed

TXMSGABT

Transmit message abort

0 (B_0x0): No transmit message abort

1 (B_0x1): Transmit message abort

HRSTDISC

Hard Reset discarded

0 (B_0x0): No Hard Reset discarded

1 (B_0x1): Hard Reset discarded

HRSTSENT

Hard Reset message sent

0 (B_0x0): No Hard Reset message sent

1 (B_0x1): Hard Reset message sent

TXUND

Tx data underrun detection

0 (B_0x0): No Tx data underrun detected

1 (B_0x1): Tx data underrun detected

RXNE

Receive data register not empty detection

0 (B_0x0): Rx data register empty

1 (B_0x1): Rx data register not empty

RXORDDET

Rx ordered set (4 K-codes) detection

0 (B_0x0): No ordered set detected

1 (B_0x1): A new ordered set detected

RXHRSTDET

Rx Hard Reset receipt detection

0 (B_0x0): Hard Reset not received

1 (B_0x1): Hard Reset received

RXOVR

Rx data overflow detection

0 (B_0x0): No overflow

1 (B_0x1): Overflow

RXMSGEND

Rx message received

0 (B_0x0): No new Rx message received

1 (B_0x1): A new Rx message received

RXERR

Receive message error

0 (B_0x0): No error detected

1 (B_0x1): Error(s) detected

TYPECEVT1

Type-C voltage level event on CC1 line

0 (B_0x0): No new event

1 (B_0x1): A new Type-C event

TYPECEVT2

Type-C voltage level event on CC2 line

0 (B_0x0): No new event

1 (B_0x1): A new Type-C event

TYPEC_VSTATE_CC1

The status bitfield indicates the voltage level on the CC1 line in its steady state.

0 (B_0x0): Lowest

1 (B_0x1): Low

2 (B_0x2): High

3 (B_0x3): Highest

TYPEC_VSTATE_CC2

CC2 line voltage level

0 (B_0x0): Lowest

1 (B_0x1): Low

2 (B_0x2): High

3 (B_0x3): Highest

FRSEVT

FRS detection event

0 (B_0x0): No new event

1 (B_0x1): New FRS receive event occurred

Links

()