Regviz

stm32 /stm32n6 /STM32N647 /DCMIPP /DCMIPP_P1SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DCMIPP_P1SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DCMIPP/DCMIPP_P1SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (LINEF)LINEF 0 (B_0x0)FRAMEF 0 (VSYNCF)VSYNCF 0 (B_0x0)OVRF 0 (LSTLINE)LSTLINE 0 (LSTFRM)LSTFRM 0 (B_0x0)CPTACT

OVRF=B_0x0, CPTACT=B_0x0, FRAMEF=B_0x0

Description

DCMIPP Pipe1 status register

Fields

LINEF

Multi-line capture completed raw interrupt status
FRAMEF

Frame capture completed raw interrupt status

0 (B_0x0): No capture or ongoing capture

1 (B_0x1): All data of a frame have been captured.
VSYNCF

VSYNC raw interrupt status
OVRF

Overrun raw interrupt status

0 (B_0x0): No data buffer overrun occurred

1 (B_0x1): A data buffer overrun occurred and this frame data are corrupted.
LSTLINE

Last line LSB bit, sampled at frame capture complete event.
LSTFRM

Last frame LSB bit, sampled at frame capture complete event. The information is extracted from the frame data number, which can be delivered by the camera through the CSI2 interface.
CPTACT

Capture immediate status

0 (B_0x0): Capture currently inactive

1 (B_0x1): Capture currently active

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32