Regviz

stm32 /stm32n6 /STM32N647 /DTS /DTS_TSCSDIF_SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DTS_TSCSDIF_SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/DTS/DTS_TSCSDIF_SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SDIF_BUSY 0 (B_0x0)SDIF_LOCK

SDIF_BUSY=B_0x0, SDIF_LOCK=B_0x0

Description

DTS TSC SDIF status register

Fields

SDIF_BUSY

SDIF busy flag

0 (B_0x0): SDIF not busy/no clock synthesizer/disable SDIF state update ongoing

1 (B_0x1): SDIF busy/clock synthesizer/disable SDIF state update ongoing
SDIF_LOCK

SDIF locked flag

0 (B_0x0): Unlocked

1 (B_0x1): Locked

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32