Regviz

stm32 /stm32n6 /STM32N647 /GPIOQ /GPIOQ_HWCFGR4

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOQ_HWCFGR4

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/GPIOQ/GPIOQ_HWCFGR4#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0OSPEED_RES

Description

GPIO port Q hardware configuration register 4

Fields

OSPEED_RES

OSPEED register reset value

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32